LONDON 26
October 6th – 7th 2026
Pullman London St Pancras, Euston Road, London NW1
The conference for FPGA Engineers is back … and this time we’re going bigger
This year FPGA Horizons will run across two days, with Technical Talks and Demos on Day 1, and hands-on Workshops by key industry experts on Day 2. With 35 exhibiting partners and counting, plus larger talk and demo spaces, this promises to be a must-attend event.
Sign up to our mailing list for conference updates. We’ll also be keeping the website up to date with all the latest details.
Session Highlights
Tuesday (Day 1)
Keynote
System-Level Design meets AI-Driven Workflows in Modern FPGA Embedded Systems
Designing embedded applications demands an evolving system-level perspective, where workloads are aligned to the right compute architecture and design flows are optimized for faster, higher-quality implementation. This keynote takes a top-down view of modern design, spanning FPGA flexibility, embedded processing, and heterogeneous compute, while examining how advances in AI-driven tools are reshaping FPGA workflows through co-pilot-style interaction for design and verification. Together, these trends are enabling architects and FPGA designers to move from concept to implementation with greater speed and confidence. This session will explore what that means in practice.
Leading Low Power, High Speed Small Form Factor System Devices
Harald Werner, VP Sales EMEA and Managing Director EMEA
Efinix offers FPGAs in a small form factor that can serve as system controllers, ideally suited for demanding edge applications. The new System in Package (SiP) devices further simplify integration by combining multiple advantages such as lower power consumption, a smaller footprint, and easier PCB integration. Examples include the Ti125 SIP with integrated HyperRAM and the Ti135 SIP with integrated LPDDR4. These devices deliver unprecedented performance in terms of speed and power efficiency. This presentation provides a detailed overview of the new devices and their features, along with exemplary applications.
Practical Security Fundamentals for FPGA Engineers
Security is increasingly becoming a core design requirement, even for engineers who do not specialize in it. This session introduces the essential security concepts; trust, privacy, integrity, and availability, in a way that connects directly to FPGA development and real‑world system architecture. Instead of focusing on cryptography or abstract theory, we look at how these principles influence system design and device selection. Attendees will gain a practical understanding of how security requirements will impact their own designs and how hardware‑based security can significantly strengthen the resilience of FPGA‑centric systems.
FPGA Security demystified
Graham McKenzie, Principal Field Application Engineer
With the emergence of the Cyber Resilience Act and other industry inflection points, design security is becoming more important and certainly more talked about. But what is design security, what features are available in FPGAs and how do they help secure my design and my product?
During this talk, we will explore the fundamentals of design security, examine how security features have evolved, and discuss how Altera is prepared for a post-quantum world. We will review specific FPGA security features, the threats they mitigate, and how they are implemented, so that security becomes less of a mystery and more of routine aspect of FPGA engineering.
The Cyber Resilience Act is here: Are your FPGAs ready?
Ian Pearson, Principal Field Applications Engineer
This presentation explores the EU Cyber Resilience Act (CRA) and its far-reaching impact on connected products entering the European market. It explains the CRA’s essential requirements, life-cycle-based security expectations, and mandatory vulnerability-management processes. The session outlines risk-based product classifications, documentation and reporting obligations, and the role of emerging horizontal and vertical standards in demonstrating compliance. It also clarifies the responsibilities for manufacturers, including support and security update requirements, and highlights how the CRA applies to both new and legacy products. Pearson will also outline how Microchip Technology is setting the benchmark for secure FPGA design, supporting customers with robust security architectures, comprehensive documentation, and proven, security-focused components—enabling faster, more confident compliance with the CRA.
Workshops
Wednesday (Day 2)
Agentic AI Workflows for Modern Adaptive SoC Development
Workshop leader details coming soon
This hands-on workshop introduces a natural‑language-driven workflow where attendees guide an AI agent through FPGA development, from interpreting design intent to generating hardware and software artifacts.
Efinity Flow with RISC-V: Program and Debug on the Eval Board
Harald Werner, VP Sales EMEA and Managing Director EMEA
A hands-on workshop that guides participants through the complete FPGA development flow using the Efinity toolchain, with a focus on integrating and debugging a RISC-V soft processor on an evaluation board.
Lattice Nexus FPGA Hands-On Workshop
Matt Holdsworth, Senior FAE
This in-person workshop covers Lattice Semiconductor’s low-density Nexus range of FPGAs. In this session, we will discuss SW tools, IPs and Development Kits that provide you with a game-changing experience for embedded applications in a wide range of market segments.
London 25 as it happened
290 attendees | 28 exhibitors | 21 speakers
“The best event I have attended in the UK for several years. The venue, format, attendee roster and vendor range was really impressive.”
Marcus Ward, Regional Sales Manager, Samtec
“It was absolutely amazing, by far the best conference I’ve ever attended. Great talks, great venue, great suppliers and demos, and a great attendee list.”
Richard Parks, Head of Critical Solutions, Telesoft
Location
Pullman London St Pancras
100 - 110 Euston Road, NW1 2AJ
LONDON
















































